

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,840	01/16/2004	Huilong Zhu	FIS920030237	1839
29625	7590 10/12/2005		EXAM	INER
MCGUIRE WOODS LLP			NGUYEN, DAO H	
1750 TYSONS BLVD. SUITE 1800			ART UNIT	PAPER NUMBER
MCLEAN, VA 22102-4215			2818	
			DATE MAILED: 10/12/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summary	10/707,840	ZHU ET AL.				
,	Examiner	Art Unit				
The MAILING DATE of this communication ap	Dao H. Nguyen pears on the cover sheet with	the correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICA 136(a). In no event, however, may a repl will apply and will expire SIX (6) MONTH e, cause the application to become ABAN	ATION. by be timely filed IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>22 September 2005</u> .						
	·					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-15 and 23-28 is/are pending in the 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-15 and 23-28 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	wn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on 16 January 2004 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	e: a)⊠ accepted or b)⊡ obj drawing(s) be held in abeyance etion is required if the drawing(s)	e. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892)	4) ☐ Interview Sui	mmary (PTO-413)				
 2) Notice of Practice States (1.15 Set) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 0104 & 0805. 	Paper No(s)/	Mail Date ormal Patent Application (PTO-152)				

Application/Control Number: 10/707,840 Page 2

Art Unit: 2818

DETAILED ACTION

1. This Office Action is in response to the communications dated 01/16/2004 through 09/22/2005.

Claims 1-15 and 23-28 are active in this application.

Claim(s) 16-22 have been cancelled. This cancellation has been made along with an election without traverse to prosecute the invention of Group II, claims 1-15, and 23-28, drawn to method of making semiconductor devices,

Applicant has the right to file a divisional application covering the subject matter of the non-elected claims.

Acknowledges

2. Receipt is acknowledged of the following items from the Applicant.

Information Disclosure Statement (IDS) filed on 01/22/2004 and 08/23/2005. The references cited on the PTOL 1449 form have been considered.

Applicant is requested to cite any relevant prior art if being aware on form PTO-1449 in accordance with the guidelines set for in M.P.E.P. 609.

Specification

Application/Control Number: 10/707,840 Page 3

Art Unit: 2818

3. The specification has been checked to the extent necessary to determine the presence of possible minor errors. However, the applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

4. The claim is objected to for the following reasons:

In claim12, the character "fomied" in line 1 should be changed to -formed--.

In claims 23-28, the phrases "semiconductor structure" should be changed to – method-- because their base claims are method claims, not device claims.

In addition, claims 23, 24, and 26-28 contain or repeat all limitations of claims 8, 9, and 12-14, respectively.

Appropriate corrections are required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claim(s) 1-4, and 7 are rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 6,420,766 to Brown et al.

Application/Control Number: 10/707,840

Art Unit: 2818

Regarding claim 1, Brown discloses a method of fabricating a semiconductor structure, as shown in figs. 25-40, comprising the steps of:

forming a raised source region 2806 on a substrate 2500;

forming a raised drain region 2808 on the substrate 2500; and

forming a first silicon layer 3502 or 3802 over the raised source region 2806 and a second silicon layer 3502 or 3804 over the raised drain region 2808. See also col. 14, line 47 to col. 20, line 17.

Regarding claim 2, Brown discloses the method wherein the substrate includes a SiGe layer atop a buried oxide layer. See col. 20, lines 28-43.

Regarding claim 3, Brown discloses the method further comprising a step of forming a gate stack 2804 on the substrate 2500. See figs. 34-40.

Regarding claim 4, Brown discloses the method further comprising a step of forming a trench isolation 2402 surrounding the gate stack, source region and drain region. See fig. 25.

Regarding claim 7, Brown discloses the method wherein the first silicon layer 3802 is epitaxially formed silicon and the second silicon layer 3804 is epitaxially grown silicon. See col. 18, lines 14-48.

7. Claim(s) 1, 5-6, 8-15 and 23-28 are rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 6,214,679 to Murthy et al.

Regarding claim 1, Murthy discloses a method of fabricating a semiconductor structure, as shown in figs. 2-13, comprising the steps of:

forming a raised source and a raised regions 218 on a substrate 202; and forming a first and a second silicon layers (by performing implantation illustrated by fig. 9, and col. 7, lines 15-26 over the raised source and the raised drain region. See also col. 3, line 9 to col. 8, line 62.

Regarding claim 5, Murthy discloses the method further comprising a step of forming a first silicide contact 236 on the first silicon layer. See figs. 11-13.

Regarding claim 6, Murthy discloses the method further comprising a step of forming a second silicide contact on the second silicon layer. See figs. 11-13.

Regarding claims 8 and 23, Murthy discloses the method wherein the raised drain region is comprised of a strained silicon layer 238 atop a SiGe layer 218. See figs. 12-13.

Regarding claims 9 and 24, Murthy discloses the method wherein the strained silicon layer is comprised of epitaxially grown silicon. See col. 7, line 27 to col. 8, line 62.

Art Unit: 2818

Regarding claim 10, Murthy discloses the method wherein the raised source region is comprised of a strained silicon layer atop a SiGe layer. See figs. 12-13.

Regarding claim 11, Murthy discloses the method wherein the strained silicon layer is comprised of epitaxially grown silicon. See col. 7, line 27 to col. 8, line 62.

Regarding claims 12 and 26, Murthy discloses the method wherein the first silicon layer formed over the raised source region and the second silicon layer over the raised drain region include cap portions 234 and sidewall portions, the method further comprising a step of forming sacrificial spacers 232 along the silicon sidewall portions. See col. 7, line 27 to col. 8, line 62.

Regarding claims 13, and 27, Murthy discloses the method further comprising steps of: forming a third silicon layer over the cap of the first silicon layer over the raised source region; and forming a fourth silicon layer over the cap of the second silicon layer over the raised drain region. These are inherent because the device needs contact plugs being formed above and connecting to the source/drain regions to provide accesses to the source/drain regions.

Regarding claims 14, and 28, Murthy discloses the method further comprising a step of removing the sacrificial spacers. See col. 8, lines 8-21.

Regarding claim 15, Murthy discloses the method wherein the step of removing the sacrificial spacers includes etching away the sacrificial spacers. See col. 8, lines 8-21.

Regarding claim 25, Murthy discloses the method wherein the raised source region and the raised drain region are comprised of a strained silicon layer 238 atop a SiGe layer 218. See figs. 12-13.

Conclusion

- 8. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571)272-1787. The fax numbers for all communication(s) is 571-273-8300.

Art Unit: 2818

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

tayid Nelms Supervisory Patent Examiner **Technology Center 2800**

Dao H. Nguyen Art Unit 2818

September 30, 2005